A novel technique to analyze and optimize the integrity be havior of nonlinear analog devices in the presence of noise is proposed. The technique leverages surrogate models, as such reducing the simulation time, avoiding time-consuming and ex pensive measurements after tape-out and hiding the original netlist of the circuit, while maintaining high accuracy. Easy integration of the surrogates into a circuit simulator together with pertinent subcircuits representing, e.g., board and pack age, allows mimicking the integrity behavior of a complete set up while still being in the design phase. In this contribution, the method is applied to a case study, being a voltage regulator designed for automotive applications.
Introduction
In modern microelectronic design it is essential to quickly and accurately predict the behavior of the novel circuits in the early stage of the design cycle. This allows assessment of the circuit before tape-out, thus significantly reducing the total pro duction costs and time-to-market. Such an approach is often based on the construction of fast and reliable models that can ef ficiently reproduce the behavior of the designed circuit. In [1, 2] successful techniques were presented, based on surrogate mod eling. However, the focus was on modeling digital circuits, more specifically on the input/output buffers of integrated cir cuits (IC).
We propose a novel method to obtain behavioral models of nonlinear analog circuits that are typically susceptible to radio frequency (RF) noise. This noise can cause integrity issues.
As our models consist of surrogates, they hide the intellectual property of the circuit manufacturer (i.e. the netlist), while still providing high accuracy. Additionally, they can be easily in tegrated into a typical SPICE environment and, most impor tantly, they can be evaluated rapidly, making them ideally suited for optimization purposes. The full methodology was first ex plained in [3] and is based on the construction of artificial neural networks (ANNs) [4] starting from Harmonic Balance simula tions. In this contribution, this technique is briefly repeated for the case study of the optimization of the integrity behavior of a voltage regulator.
Case study
A voltage regulator (VR) is an electronic circuit that is com monly used in automotive industry, as it is able to provide a stable DC voltage. The power supply coming from a typical car battery may fluctuate due to, e.g., temperature changes or battery lifetime, therefore it can destabilize and cause malfunc tioning of the electronic circuits of the vehicle. To avoid this sit uation VRs are used to convert the unstable Yin , DC battery volt age to a constant Vout , DC (Fig. 1) . the VR is not much affected. This is thanks to the low-pass behavior of the input stages of the VR. Figure 3 : Architecture of the voltage regulator's behavioral model, illustrating the pertinent components (building blocks).
Surrogate Modeling
To model the behavior of the investigated VR, we propose the model architecture as depicted in Fig. 3 Fig. 2 ). The validity of this architecture will be clearly demonstrated a posteriori in the next part of this paper.
To reduce the simulation time and to conceal the intellec tual property of the VR manufacturer, the three aforementioned building blocks Rin , DC, Zin , RF , l and Vout , DC of the proposed model architecture are substituted with surrogates, allowing us to efficiently mimic the behavior of the circuit while still main taining good accuracy. The construction of these three sur rogates requires a careful choice of many modeling parame ters, such as surrogate type, sampling scheme and number of selected samples, type of measure and applied error function, etc. [5] . These choices will now be discussed in detail.
For the considered case study, ANNs are selected as a surro gate type, as they are more suitable to model highly nonlinear functions than, for example, Kriging based models [4] . These latter would fail to accurately model the transition region where Vout , DC starts to drop to a value lower than 3.3 V (see Fig. 2 ).
Additionally, the construction of ANNs requires far less sam ples compared to classic interpolation methods. A five-fold cross-validation measure is used to assess the accuracy of the surrogates. Cross-validation temporarily re-trains a surrogate several times using different subsets of data (called folds) and assigns an error to each fold using an error criterion. The final accuracy is then obtained by calculating the mean error over all folds. Here, the desired final accuracy error is set to 3 . 10-3
for the surrogates of all three components, which is sufficiently low for our needs. The error criterion, used to estimate the error of each fold, is calculated as follows: i.e. where the circuit fails badly anyway. In this way, the to tal construction time of all surrogates is kept low, while still providing enough accuracy where it is most necessary. To ob tain the initial surrogates, data samples are collected using a Latin Hypercube Design (LHD). Thereto, the design space is partitioned into an equal number of columns and rows and the samples are selected in such way that in each column and each row only one sample resides. Consequently, the samples that are used to construct the initial surrogates efficiently cover the complete design space. However, to provide high accuracy of the modeled surrogates, more dense sampling is needed. To achieve that, a highly adaptive Lola-Voronoi algorithm [6] is employed to select extra samples, which are used to update the surrogates. The Lola (Local Linear Approximation) component of this sample selector investigates the linearity of the modeled function. If a nonlinear region of the design space is detected, Lola selects a higher number of samples in this region, ensuring high accuracy of the model. Furthermore, in order not to leave large areas of the design space undersampled, Voronoi tessel lation is applied to provide sufficiently dense sampling in the complete design space.
Results
To validate the model, we will now study the influence of RF noise on the circuit using both the original netlist of the VR and the constructed behavioral model presented in Fig. 3 . To perform this validation under standardized condition, we fol low the instructions of the International Electrotechnical Com mission concerning the 62132-4 direct power injection (DPI) test [7] . Here, of course, we will mimic this test via simula tions. First, we briefly describe how the DPI test for ICs is per formed (Fig. 4) . The IC, here being the VR, should be placed on a dedicated printed circuit board (PCB), together with all the components necessary for its proper functioning. Via a bias tee, sinusoidal RF noise is injected into the DC supply pin. The performance of the VR is observed, here by monitoring the out put voltage delivered to a decoupling network with a very high impedance, represented by R. The power of the RF noise is varied between 0 dBm and 30 dBm and its frequency is swept from 150 kHz to 1 GHz. The maximal power levels at which the VR still operates correctly, i. e. when Vout , DC varies within ±100 mV from the desired 3.3 V value, are recorded. Only if the VR can withstand 30 dBm of RF noise over the com plete frequency range, it passes the test. Otherwise, additional precautions, such as for example decoupling capacitors Cd or ferrite beads, must be added to improve the behavior of the YR. 
VR subjected to the DPI test
In our first validation we integrate the model architecture (Fig. 3) This is a straightforward operation, as these three surrogates, i. e. the ANNs, are merely mathematical expressions. Next, following the instructions given in [7] , we construct a simu lation set-up that allows us to predict the results of the DPI test. The schematic of the DPI test is presented in Fig. 5 . The VR (its original netlist or the behavioral model) is connected to 1 nH inductors, which represent here a simplified model of the package. The effect of the PCB is included by adopting the EM/circuit co-simulation technique given in [8] . Following this method, the pertinent scattering parameters of the unpopu lated PCB are analyzed, using full-wave simulation of ADS Momentum, and these are later on imported into the circuit solver, where they are combined with the model of the pack aged VR and the required lumped elements. The bias tee com prises a DC blocking capacitor AV X Z5U 08055E223MAT 2A
with a nominal value C = 22 nF and a DC feeding induc tor (Ferroperm Ty pe 1583 RF choke) with a nominal value L = 47 MH. The choice of these real lumped components, which include also parasitic effects, is carefully made, as ad vised in [8] , so that the requirements concerning the proper RF injection path given in [7] are fulfilled. The VR receives the 5V DC supply from a DC voltage source with a DC supply ca pacitor GCM 1885C 1 H331JA 16 of 330pF, and the RF noise is generated by an RF voltage source. A resistor of lkn, mimick ing the required decoupling network R, is used to monitor the 32.6 S. Therefore, by applying the proposed behavioral model, a significant speed-up factor of 90 is obtained.
Optimization of integrity behavior
It was confirmed in the previous section that the behavioral model can be used to accurately predict the integrity issues caused by the VR when it is subjected to RF noise. Now we use our surrogate-based model to demonstrate how to improve this behavior of the VR. Initially, an extra, often used, decou piing capacitor GCM188R71E682KA37 of 6.8 nF is added at the input pin (Figs. 4 and 5 ) to protect the VR by leading the unwanted RF signal to ground, and the DPI test simulations are repeated, using again the original netlist and the behavioral model. Fig. 7 depicts a very good agreement between both re sults, which together show that this decoupling capacitor Cd leads to an improvement of the integrity behavior but it is not sufficient to cover the entire frequency range. Therefore, an op timal value of the decoupling capacitor needs to be found. Via optimization and using the behavioral model, it is assessed that a capacitor of 84 nF is sufficient to satisfy our goal. A simi lar optimization, using the original netlist indicates an optimal value of 79 nF. Taking the typical manufacturing tolerances of a real capacitor (±10%) into account, we finally decide to use the 100 nF capacitor GCMI88R71CI04KA37. Repeated sim ulations of the DPI test prove that now, in both cases, the DPI test is fully passed (Fig. 7) . It is important to mention that the total time needed to find the optimal capacitor using the original VR netlist is 7427 s while the optimization using the behavioral model only took 65 s, resulting in an impressive speed-up fac tor of 114. This result clearly demonstrates the usefulness of the proposed behavioral model in the optimization process. 
Conclusion
A novel modeling approach has been proposed that enables the analysis and optimization of the integrity behavior of a nonlinear analog device subjected to RF noise. Compact size ANN surrogates employed in this method conceal the intellec tual property of the manufacturer and considerably expedite the simulation process while keeping the modeling accuracy high, thus making this technique suitable for optimization purposes.
An industrial case study of a nonlinear analog VR confirmed that the obtained behavioral model can be quickly integrated into a circuit solver and used to predict, in the early design stage, the behavior of the circuit, e. g. during a standardized DPI test. The technique was validated by means of comparison with the original netlist, showing excellent accuracy and far shorter simulation time. Thanks to this speed-up factor of about 100, an optimal solution to improve the integrity behavior of the IC was efficiently found.
